Extended Lock Range Zero-Crossing Digital Phase-Locked Loop with Time Delay
نویسندگان
چکیده
منابع مشابه
Extended Lock Range Zero-Crossing Digital Phase-Locked Loop with Time Delay
The input frequency limit of the conventional zero-crossing digital phase-locked loop (ZCDPLL) is due to the operating time of the digital circuitry inside the feedback loop. A solution that has been previously suggested is the introduction of a time delay in the feedback path of the loop to allow the digital circuits to complete their sample processing before the next sample is received. Howev...
متن کاملExtended Range Second Order Digital Phase Locked Loop
Phase error dynamics of a conventional second order Digital Phase Locked Loop (DPLL) and that of a newly proposed modified second order DPLL (MSODPLL) have been studied using digital computers. Ranges of initial conditions leading to the phase locking condition were determined from computer simulation of both conventional and modified second order DPLL. Lyapunov exponents were also examined, fo...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملLoop Filter Design for Phase-Locked Loops with Guaranteed Lock-In Range
Lock-in range is one of the key parameters which govern the dynamic performance of a phaselocked loop (PLL). For low-order PLLs, coarse formulas can be derived under certain assumptions and approximation for designing loop filters to achieve the performance requirement. However, it is difficult, if not impossible, to establish such relations for high-order PLLs. In this paper, we propose a new ...
متن کاملhigh speed delay-locked loop for multiple clock phase generation
in this paper, a high speed delay-locked loop (dll) architecture ispresented which can be employed in high frequency applications. in order to design the new architecture, a new mixed structure is presented for phase detector (pd) and charge pump (cp) which canbe triggered by double edges of the input signals. in addition, the blind zone is removed due to the elimination of reset signal. theref...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Wireless Communications and Networking
سال: 2005
ISSN: 1687-1499
DOI: 10.1155/wcn.2005.413